Package technology is constantly improving in order to keep up with the advances in silicon technology. Multi layered packages exhibit several failure modes that can be predicted using modern software tools. This paper provides a methodology for creating a high-fidelity model of the interposer with all the conductor geometries.