Todays, technology evolves in light speed and that has increasing impacts on high-speed interface in chips. Chips are vulnerable to external surges due to the decreased tolerance to ESD/EOS as the result of process miniaturization. Therefore, it is a challenge for IC design engineers to come up with a protection device up to such a threat. Read more
